WHAT IS CLAIMED IS:

1	1.	Α	method	of	debugging	code	that	executes	in	a
---	----	---	--------	----	-----------	------	------	----------	----	---

- 2 multithreaded processor having a plurality of microengines
- 3 comprises:

9

‡4

15 U

2

3

- 4 receiving a program instruction and an identification
- 5 representing a selected one of the plurality of microengines
- from a remote user interface connected to the processor
- pausing program execution in the threads executing in the selected microengine:

inserting a breakpoint after a program instruction in the selected microengine that matches the program instruction received from the remote user interface;

resuming program execution in the selected microengine; executing a breakpoint routine if program execution in the selected microengine encounters the breakpoint; and resuming program execution in the microengine.

- 2. The method of claim 1 wherein pausing comprises disabling a processor enable bit associated with the selected microengine.
- 1 3. The method of claim 1 wherein pausing comprises:
- determining when a context swap between the threads
- occurs in the selected microengine; and
- disabling a processor enable bit associated with the
- 5 selected microengine in response to the context swap.

- The method of claim 1 wherein executing comprises: 4. 1
- sending an interrupt to a controlling processor register; 2
- and 3

1

- processing the interrupt. 4
- The method of claim 4 wherein processing comprises: 5. 1
- sending the identification to an interrupt handler; and 2
- executing the breakpoint routine in the microengine 3
- represented by the identification. 4
 - The method of claim 1 wherein the breakpoint routine 6. comprises:

writing data to a register.

- The method of claim 6 wherein the data are representative 7. of the state of the threads in the selected microengine.
- The method of claim 4 wherein the controlling processor 8. register comprises a 32-bit register.
- LINE ALLEN THE STREET The method of claim 8 wherein bits 6:0 of the 32-bit 9.
- register represent thread numbers corresponding to the threads 2
- in the selected microengine. 3
- The method of claim 8 where bits 9:7 of the 32-bit 1
- register represent whether the interrupt is a breakpoint 2
- interrupt. 3
- The method of claim 1 wherein the breakpoint routine 1
- resides in a store of a controlling processor. 2

- 1 12. A processor that can execute multiple contexts and that
- 2 comprises:
- 3 a register stack;
- 4 a program counter for each executing context;
- an arithmetic logic unit coupled to the register stack
- and a program control store that stores a breakpoint command
- 7 that causes the processor to:
- 8 perform a breakpoint routine residing in a debug
- 9 library in one of the contexts; and
- 10 resume program execution.
 - 13. The processor of claim 12 wherein a breakpoint in the context points to the breakpoint routine.
 - 14. The processor of claim 13 wherein the breakpoint is inserted into the context in response to a user request received through a remote user interface connected to the processor.
 - 15. The processor of claim 13 wherein an end of the
- 2 breakpoint routine points to a program counter of the context.
- 1 16. The processor of claim 12 wherein the breakpoint routine
- 2 performs at a context switch.
- 1 17. The processor of claim 13 wherein the breakpoint causes
- 2 an interrupt.

LACAL NOTAL ALL

- 1 18. The processor of claim 17 wherein an interrupt handler
- 2 services the interrupt.

- 1 19. The processor of claim 18 wherein the interrupt handler
- 2 identifies the context from the interrupt.
- 1 20. The processor of claim 18 wherein the interrupt handler
- 2 identifies a processor identification.
- 1 21. A computer program product, disposed on a computer
- 2 readable medium, the product including instructions for
- 3 causing a multithreaded processor having a plurality of
- 4 microengines to:

5

10

14

THE STATE OF THE S

12

13

14

15

16

receive a program instruction and an identification representing a selected one of the plurality of microengines from a remote user interface connected to the processor;

pause program execution in the threads executing in the selected microengine;

insert a breakpoint after a program instruction in the selected microengine that matches the program instruction received from the remote user interface;

resume program execution in the selected microengine;
execute a breakpoint routine if program execution in the
selected microengine encounters the breakpoint; and

resume program execution in the microengine.